ACKNOWLEDGEMENT RECEIPT

Electronic Version 1.1

Stylesheet Version v1.1.1

Title of Invention	SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGA

Submision Type : Information Disclosure Statement

Application Number: 10/802577

EFS ID: 68359

Server Response:

Confirmation Code	Message
ISVR1	Submission was successfully submitted - Even if Informational or Warning Messages appear below, please do not resubmit this application
ICON1	3499
USPTOEFSNotice	For assistance with e-filing a patent application, contact the Patent Electronic Business Center: Toll-Free Number:1(866) 217-9197 Website: http://www.uspto.gov/ebc/

First Named Applicant: William Plants

Attorney Docket Number:

Timestamp: 2004-09-13 16:10:33 EDT

From: us

File Listing:

Doc. Name	File Name	Size (Bytes)	Date Produced (yyyymmdd)
us-ids	ACT-293COC-usidst.xml	10944	2004-09-13
us-ids	us-ids.dtd	7763	2004-09-13
us-ids	us-ids.xsl	12026	2004-09-13
package-data	ACT-293COC-pkda.xml	1690	2004-09-13
package-data	package-data.dtd	27025	2004-09-13
package-data	us-package-data.xsl	19263	2004-09-13
	Total files size	78711	

Message Digest: 00fe4d5e0381871170df226f091fccd4a62ca044

Digital Certificate Holder Name: cn=Kenneth D'Aesssandro,ou=Registered Attorneys,ou=Patent and Trademark Office,ou=Department of Commerce,o=U.S. Government,c=US